URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 353 |
Rev 362 |
| Line 41... |
Line 41... |
// Main memory access class - will change if main memory size or other
|
// Main memory access class - will change if main memory size or other
|
// parameters change
|
// parameters change
|
//Old ram_wbclass: class Vorpsoc_top_ram_wb_sc_sw__D20_A19_M800000;
|
//Old ram_wbclass: class Vorpsoc_top_ram_wb_sc_sw__D20_A19_M800000;
|
class Vorpsoc_top_wb_ram_b3__D20_A19_M800000;
|
class Vorpsoc_top_wb_ram_b3__D20_A19_M800000;
|
// SoC Arbiter class - will also change if any modifications to bus architecture
|
// SoC Arbiter class - will also change if any modifications to bus architecture
|
class Vorpsoc_top_wb_conbus_top__pi1;
|
//class Vorpsoc_top_wb_conbus_top__pi1;
|
|
|
|
|
//! Access functions to the Verilator model
|
//! Access functions to the Verilator model
|
|
|
//! This class encapsulates access to the Verilator model, allowing other
|
//! This class encapsulates access to the Verilator model, allowing other
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.