OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [sysc/] [src/] [OrpsocAccess.cpp] - Diff between revs 462 and 862

Show entire file | Details | Blame | View Log

Rev 462 Rev 862
Line 27... Line 27...
 
 
// $Id: OrpsocAccess.cpp 303 2009-02-16 11:20:17Z jeremy $
// $Id: OrpsocAccess.cpp 303 2009-02-16 11:20:17Z jeremy $
 
 
#include "OrpsocAccess.h"
#include "OrpsocAccess.h"
 
 
 
#include "Vorpsoc_top__Syms.h"
 
 
#include "Vorpsoc_top.h"
#include "Vorpsoc_top.h"
#include "Vorpsoc_top_orpsoc_top.h"
#include "Vorpsoc_top_orpsoc_top.h"
#include "Vorpsoc_top_or1200_top.h"
#include "Vorpsoc_top_or1200_top.h"
#include "Vorpsoc_top_or1200_cpu.h"
#include "Vorpsoc_top_or1200_cpu.h"
#include "Vorpsoc_top_or1200_ctrl.h"
#include "Vorpsoc_top_or1200_ctrl.h"
#include "Vorpsoc_top_or1200_except.h"
#include "Vorpsoc_top_or1200_except.h"
#include "Vorpsoc_top_or1200_sprs.h"
#include "Vorpsoc_top_or1200_sprs.h"
#include "Vorpsoc_top_or1200_rf.h"
#include "Vorpsoc_top_or1200_rf.h"
#include "Vorpsoc_top_or1200_dpram.h"
#include "Vorpsoc_top_or1200_dpram.h"
// Need RAM instantiation has parameters after module name
 
// Include for ram_wb
 
#include "Vorpsoc_top_ram_wb__A20_D20_M800000_MB17.h"
 
// Include for ram_wb_b3
 
#include "Vorpsoc_top_ram_wb_b3__pi3.h"
 
 
 
//! Constructor for the ORPSoC access class
//! Constructor for the ORPSoC access class
 
 
//! Initializes the pointers to the various module instances of interest
//! Initializes the pointers to the various module instances of interest
//! within the Verilator model.
//! within the Verilator model.
Line 56... Line 53...
        // Assign processor accessor objects
        // Assign processor accessor objects
        or1200_ctrl = orpsoc_top->v->or1200_top0->or1200_cpu->or1200_ctrl;
        or1200_ctrl = orpsoc_top->v->or1200_top0->or1200_cpu->or1200_ctrl;
        or1200_except = orpsoc_top->v->or1200_top0->or1200_cpu->or1200_except;
        or1200_except = orpsoc_top->v->or1200_top0->or1200_cpu->or1200_except;
        or1200_sprs = orpsoc_top->v->or1200_top0->or1200_cpu->or1200_sprs;
        or1200_sprs = orpsoc_top->v->or1200_top0->or1200_cpu->or1200_sprs;
        rf_a = orpsoc_top->v->or1200_top0->or1200_cpu->or1200_rf->rf_a;
        rf_a = orpsoc_top->v->or1200_top0->or1200_cpu->or1200_rf->rf_a;
        // Assign main memory accessor objects
 
        // For old ram_wb: ram_wb_sc_sw = orpsoc_top->v->ram_wb0->ram0;
 
        //ram_wb_sc_sw = orpsoc_top->v->wb_ram_b3_0;
 
        wishbone_ram = orpsoc_top->v->ram_wb0->ram_wb_b3_0;
 
 
 
        // Assign arbiter accessor object
        this->orpsoc_top = orpsoc_top;
        //wb_arbiter = orpsoc_top->v->wb_conbus;
 
 
 
}                               // OrpsocAccess ()
}                               // OrpsocAccess ()
 
 
//! Access for the ex_freeze signal
//! Access for the ex_freeze signal
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.