OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [sysc/] [src/] [OrpsocMain.cpp] - Diff between revs 63 and 64

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 63 Rev 64
Line 40... Line 40...
////                                                              ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
 
 
#include "OrpsocMain.h"
#include "OrpsocMain.h"
 
 
#include "jtagsc.h"
#include "JtagSC_includes.h"
 
 
#include "Vorpsoc_top.h"
#include "Vorpsoc_top.h"
#include "OrpsocAccess.h"
#include "OrpsocAccess.h"
#include "MemoryLoad.h"
#include "MemoryLoad.h"
 
 
Line 455... Line 455...
    }
    }
  else
  else
    {
    {
      // Simple run case
      // Simple run case
      // Ideally a "l.nop 1" will terminate the simulation gracefully
      // Ideally a "l.nop 1" will terminate the simulation gracefully
      sc_start();
      // Need to step at clock period / 4, otherwise model appears to skip the monitor and logging functions sometimes (?!?)
 
      while (SIM_RUNNING)
 
        sc_start(BENCH_CLK_HALFPERIOD / 2, TIMESCALE_UNIT);
 
      //sc_start();
    }
    }
 
 
 
 
  // Free memory
  // Free memory
  if (rsp_server_enabled)
  if (rsp_server_enabled)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.