URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 415 |
Rev 439 |
| Line 453... |
Line 453... |
`endif
|
`endif
|
end
|
end
|
|
|
|
|
`ifdef RAM_WB
|
`ifdef RAM_WB
|
`define RAM_WB_TOP `DUT_TOP.wb_ram_b3_0
|
`define RAM_WB_TOP `DUT_TOP.ram_wb0.ram_wb_b3_0
|
task get_insn_from_wb_ram;
|
task get_insn_from_wb_ram;
|
input [31:0] addr;
|
input [31:0] addr;
|
output [31:0] insn;
|
output [31:0] insn;
|
begin
|
begin
|
insn = `RAM_WB_TOP.mem[addr[31:2]];
|
insn = `RAM_WB_TOP.get_mem(addr);
|
end
|
end
|
endtask // get_insn_from_wb_ram
|
endtask // get_insn_from_wb_ram
|
`endif
|
`endif
|
|
|
`ifdef VERSATILE_SDRAM
|
`ifdef VERSATILE_SDRAM
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
