OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [verilog/] [orpsoc_testbench.v] - Diff between revs 49 and 354

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 49 Rev 354
Line 327... Line 327...
   or1200_monitor monitor();
   or1200_monitor monitor();
 
 
   // If we're using UART for printf output, include the
   // If we're using UART for printf output, include the
   // UART decoder
   // UART decoder
`ifdef UART_PRINTF
`ifdef UART_PRINTF
   // Define the UART's txt line for it to listen to
   uart_decoder
 `define UART_TX_LINE uart0_stx_o
     #(
 `define UART_BAUDRATE 115200
        .uart_baudrate_period_ns(8680) // 115200 baud = period 8.68uS
 `include "uart_decoder.v"
        )
 
   uart0_decoder
 
     (
 
      .clk(clk),
 
      .uart_tx(uart0_stx_o)
 
      );
`endif
`endif
 
 
endmodule // orpsoc_testbench
endmodule // orpsoc_testbench
 
 
// Local Variables:
// Local Variables:

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.