OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [rtl/] [verilog/] [include/] [orpsoc-defines.v] - Diff between revs 408 and 542

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 408 Rev 542
Line 182... Line 182... 
// `define SPI2
 
// `define SPI2
 
// `define I2C0
 
// `define I2C0
 
// `define I2C1
 
// `define I2C1
 
// `define I2C2
 
// `define I2C2
 
// `define I2C3
 
// `define I2C3
 
// `define USB0
 
 `define USB0
 
// `define USB1
 
// `define USB1
 
//`define GPIO0
 
//`define GPIO0
 
`define ETH0
 
`define ETH0
 
`define SMII0
 
`define SMII0
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.