OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [sw/] [Makefile.inc] - Diff between revs 468 and 480

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 468 Rev 480
Line 13... Line 13...
 
 
# Set RTL_VERILOG_INCLUDE_DIR so software
# Set RTL_VERILOG_INCLUDE_DIR so software
RTL_VERILOG_INCLUDE_DIR=$(shell pwd)/$(BOARD_SW_ROOT)/../rtl/verilog/include
RTL_VERILOG_INCLUDE_DIR=$(shell pwd)/$(BOARD_SW_ROOT)/../rtl/verilog/include
 
 
# Set the processor capability flags
# Set the processor capability flags
# This doesn't work! :-( Need to figure out way to set these and have them
 
# carry through to things like the liborpsoc driver modules etc.
 
#MARCH_FLAGS =-mhard-mul -mhard-div -msoft-float
#MARCH_FLAGS =-mhard-mul -mhard-div -msoft-float
MARCH_FLAGS =-mhard-mul -msoft-div -msoft-float
MARCH_FLAGS =-mhard-mul -msoft-div -msoft-float
export MARCH_FLAGS
export MARCH_FLAGS
 
 
# Finally include the main software include file
# Finally include the main software include file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.