OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [sw/] [board/] [include/] [board.h] - Diff between revs 408 and 483

Show entire file | Details | Blame | View Log

Rev 408 Rev 483
Line 13... Line 13...
// ROM bootloader
// ROM bootloader
//
//
// Uncomment the appropriate bootloader define. This will effect the bootrom.S
// Uncomment the appropriate bootloader define. This will effect the bootrom.S
// file, which is compiled and converted into Verilog for inclusion at 
// file, which is compiled and converted into Verilog for inclusion at 
// synthesis time. See bootloader/bootloader.S for details on each option.
// synthesis time. See bootloader/bootloader.S for details on each option.
 
#ifndef PRELOAD_RAM
#define BOOTROM_SPI_FLASH
#define BOOTROM_SPI_FLASH
//#define BOOTROM_GOTO_RESET
//#define BOOTROM_GOTO_RESET
//#define BOOTROM_LOOP_AT_ZERO
//#define BOOTROM_LOOP_AT_ZERO
//#define BOOTROM_LOOP_IN_ROM
//#define BOOTROM_LOOP_IN_ROM
 
#else
 
#define BOOTROM_GOTO_RESET
 
#endif
 
 
//
//
// Defines for each core (memory map base, OR1200 interrupt line number, etc.)
// Defines for each core (memory map base, OR1200 interrupt line number, etc.)
//
//
#define SDRAM_BASE                 0x0
#define SDRAM_BASE                 0x0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.