OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [backend/] [par/] [bin/] [Makefile] - Diff between revs 542 and 560

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 542 Rev 560
Line 122... Line 122...
         )
         )
endif
endif
 
 
#this target downloads the bitstream to the target fpga
#this target downloads the bitstream to the target fpga
download: $(BIT_FILE) $(BATCH_FILE)
download: $(BIT_FILE) $(BATCH_FILE)
        $(Q)( . ${XILINX_PATH}/settings32.sh && \
        $(Q)( . $(XILINX_SETTINGS_SCRIPT) && \
        impact -batch $(BATCH_FILE) )
        impact -batch $(BATCH_FILE) )
 
 
#This target uses netgen to make a simulation netlist
#This target uses netgen to make a simulation netlist
netlist: $(PARRED_NCD)
netlist: $(PARRED_NCD)
        @echo; echo "\t#### Generating netlist ####";
        @echo; echo "\t#### Generating netlist ####";

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.