OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [rtl/] [verilog/] [clkgen/] [clkgen.v] - Diff between revs 412 and 496

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 412	Rev 496
Line 142...	Line 142...

`// Generate 266 MHz from CLKFX`	`// Generate 266 MHz from CLKFX`
`defparam dcm0.CLKFX_MULTIPLY = 4;`	`defparam dcm0.CLKFX_MULTIPLY = 4;`
`defparam dcm0.CLKFX_DIVIDE = 3;`	`defparam dcm0.CLKFX_DIVIDE = 3;`

`// Generate 50 MHz from CLKDV`	`// Generate 66 MHz from CLKDV`
`defparam dcm0.CLKDV_DIVIDE = 4.0;`	`defparam dcm0.CLKDV_DIVIDE = 3.0;`

`BUFG dcm0_clk0_bufg`	`BUFG dcm0_clk0_bufg`
`(// Outputs`	`(// Outputs`
`.O (dcm0_clk0),`	`.O (dcm0_clk0),`
`// Inputs`	`// Inputs`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.