OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [sim/] [bin/] [Makefile] - Diff between revs 479 and 492

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 479 Rev 492
Line 214... Line 214...
# VSIM commands
# VSIM commands
# Suppressed warnings - 3009: Failed to open $readmemh() file
# Suppressed warnings - 3009: Failed to open $readmemh() file
# Suppressed warnings - 3009: Module 'blah' does not have a `timescale directive in effect, but previous modules do.
# Suppressed warnings - 3009: Module 'blah' does not have a `timescale directive in effect, but previous modules do.
# Suppressed warnings - 8598: Non-positive replication multiplier inside concat. Replication will be ignored
# Suppressed warnings - 8598: Non-positive replication multiplier inside concat. Replication will be ignored
VSIM_ARGS=  -suppress 7 -suppress 3009 -suppress 8598 -c $(QUIET) -do "set StdArithNoWarnings 1; run -all; exit"
VSIM_ARGS=  -suppress 7 -suppress 3009 -suppress 8598 -c $(QUIET) -do "set StdArithNoWarnings 1; run -all; exit"
 
 
 
# VPI debugging interface variables
 
VPI_SRC_C_DIR=$(COMMON_BENCH_VERILOG_DIR)/vpi/c
 
VPI_SRC_VERILOG_DIR=vpi/verilog
 
VPI_SRCS=$(shell ls $(VPI_SRC_C_DIR)/*.[ch])
 
 
 
# Modelsim VPI compile variables
 
MODELTECH_VPILIB=msim_jp_vpi.sl
 
 
 
 
# Modelsim VPI settings
# Modelsim VPI settings
ifeq ($(VPI), 1)
ifeq ($(VPI), 1)
VPI_LIBS=$(VPI_SRC_C_DIR)/$(MODELTECH_VPILIB)
VPI_LIBS=$(VPI_SRC_C_DIR)/$(MODELTECH_VPILIB)
VSIM_ARGS += -pli $(VPI_SRC_C_DIR)/$(MODELTECH_VPILIB)
VSIM_ARGS += -pli $(VPI_SRC_C_DIR)/$(MODELTECH_VPILIB)
endif
endif
Line 342... Line 352...
BENCH_VERILOG_SUBDIRS += $(addprefix $(BOARD_BENCH_VERILOG_DIR)/,$(BOARD_BENCH_VERILOG_SUBDIRS))
BENCH_VERILOG_SUBDIRS += $(addprefix $(BOARD_BENCH_VERILOG_DIR)/,$(BOARD_BENCH_VERILOG_SUBDIRS))
 
 
# Finally, add include path from local bench path
# Finally, add include path from local bench path
BENCH_VERILOG_SUBDIRS += $(BOARD_BENCH_VERILOG_DIR)/include
BENCH_VERILOG_SUBDIRS += $(BOARD_BENCH_VERILOG_DIR)/include
 
 
 
ifeq ($(VPI), 1)
 
# Manually add the VPI bench verilog path
 
COMMON_BENCH_VERILOG_SUBDIRS += $(VPI_SRC_VERILOG_DIR)
 
endif
 
 
print-board-bench-subdirs:
print-board-bench-subdirs:
        $(Q)echo "\tBoard bench subdirectories"; \
        $(Q)echo "\tBoard bench subdirectories"; \
        echo $(BOARD_BENCH_VERILOG_SUBDIRS)
        echo $(BOARD_BENCH_VERILOG_SUBDIRS)
 
 
print-common-bench-subdirs:
print-common-bench-subdirs:
Line 529... Line 544...
clean: clean-sim clean-sim-test-sw clean-bootrom clean-out clean-sw
clean: clean-sim clean-sim-test-sw clean-bootrom clean-out clean-sw
 
 
clean-sim:
clean-sim:
        $(Q) echo; echo "\t### Cleaning simulation run directory ###"; echo;
        $(Q) echo; echo "\t### Cleaning simulation run directory ###"; echo;
        $(Q)rm -rf *.* lib_* work transcript check-test-log
        $(Q)rm -rf *.* lib_* work transcript check-test-log
# No VPI support for now.       $(Q) if [ -e $(VPI_SRC_C_DIR) ]; then $(MAKE) -C $(VPI_SRC_C_DIR) clean; fi
        $(Q) if [ -e $(VPI_SRC_C_DIR) ]; then $(MAKE) -C $(VPI_SRC_C_DIR) clean; fi
 
 
clean-bootrom:
clean-bootrom:
        $(MAKE) -C $(BOARD_BOOTROM_SW_DIR) clean
        $(MAKE) -C $(BOARD_BOOTROM_SW_DIR) clean
 
 
clean-out:
clean-out:

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.