OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [sw/] [board/] [include/] [board.h] - Diff between revs 439 and 468

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 439 Rev 468
Line 8... Line 8...
//
//
// Uncomment the appropriate bootloader define. This will effect the bootrom.S
// Uncomment the appropriate bootloader define. This will effect the bootrom.S
// file, which is compiled and converted into Verilog for inclusion at 
// file, which is compiled and converted into Verilog for inclusion at 
// synthesis time. See bootloader/bootloader.S for details on each option.
// synthesis time. See bootloader/bootloader.S for details on each option.
 
 
//#define BOOTROM_SPI_FLASH
#define BOOTROM_SPI_FLASH
#define BOOTROM_GOTO_RESET
//#define BOOTROM_GOTO_RESET
//#define BOOTROM_LOOP_AT_ZERO
//#define BOOTROM_LOOP_AT_ZERO
//#define BOOTROM_LOOP_IN_ROM
//#define BOOTROM_LOOP_IN_ROM
 
 
// Address bootloader should start from in FLASH
// Address bootloader should start from in FLASH
// Last 256KB of 2MB flash - offset 0x1c0000 (2MB-256KB)
// Last 256KB of 2MB flash - offset 0x1c0000 (2MB-256KB)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.