OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [s3adsp1800/] [Makefile.inc] - Diff between revs 568 and 638

Show entire file | Details | Blame | View Log

Rev 568 Rev 638
Line 19... Line 19...
include $(PROJECT_ROOT)/scripts/make/Makefile-misc.inc
include $(PROJECT_ROOT)/scripts/make/Makefile-misc.inc
include $(PROJECT_ROOT)/scripts/make/Makefile-board-paths.inc
include $(PROJECT_ROOT)/scripts/make/Makefile-board-paths.inc
include $(PROJECT_ROOT)/scripts/make/Makefile-board-tops.inc
include $(PROJECT_ROOT)/scripts/make/Makefile-board-tops.inc
include $(PROJECT_ROOT)/scripts/make/Makefile-board-definesparse.inc
include $(PROJECT_ROOT)/scripts/make/Makefile-board-definesparse.inc
 
 
# Check that the XILINX_PATH variable is set
# Check that the Xilinx scripts have been sourced
ifeq ($(XILINX_PATH),)
ifndef XILINX
$(error XILINX_PATH environment variable not set. Set it and rerun)
$(error The XILINX environment variable was not set, \
endif
please run: 'source /path/to/xilinx_ise/settings{32|64}.sh')
 
 
#XILINX_SETTINGS_SCRIPT ?=/opt/xilinx/13.1/ISE_DS/settings32.sh
 
# ISE 13.1 ISE_DS version
 
XILINX_SETTINGS_SCRIPT ?=$(XILINX_PATH)/ISE_DS/settings32.sh
 
XILINX_SETTINGS_SCRIPT_EXISTS=$(shell if [ -e $(XILINX_SETTINGS_SCRIPT) ]; then echo 1; else echo 0; fi)
 
ifeq ($(XILINX_SETTINGS_SCRIPT_EXISTS),0)
 
$(error XILINX_SETTINGS_SCRIPT variable not set correctly. Cannot find $(XILINX_SETTINGS_SCRIPT))
 
endif
endif
 
 
# Backend directories
# Backend directories
# This one is the board build's backend dir.
# This one is the board build's backend dir.
BOARD_BACKEND_DIR=$(BOARD_ROOT)/backend
BOARD_BACKEND_DIR=$(BOARD_ROOT)/backend
BOARD_BACKEND_VERILOG_DIR=$(BOARD_BACKEND_DIR)/rtl/verilog
BOARD_BACKEND_VERILOG_DIR=$(BOARD_BACKEND_DIR)/rtl/verilog
BOARD_BACKEND_BIN_DIR=$(BOARD_BACKEND_DIR)/bin
BOARD_BACKEND_BIN_DIR=$(BOARD_BACKEND_DIR)/bin
# Technology backend (vendor-specific)
# Technology backend (vendor-specific)
TECHNOLOGY_BACKEND_DIR=$(BOARD_ROOT)/../backend
TECHNOLOGY_BACKEND_DIR=$(BOARD_ROOT)/../backend
# This path is for the technology library
# This path is for the technology library
TECHNOLOGY_LIBRARY_VERILOG_DIR=$(XILINX_PATH)/ISE/verilog
TECHNOLOGY_LIBRARY_VERILOG_DIR=$(XILINX)/verilog
 
 
# Bootrom setup
# Bootrom setup
# BootROM code, which generates a verilog array select values
# BootROM code, which generates a verilog array select values
BOOTROM_FILE=bootrom.v
BOOTROM_FILE=bootrom.v
BOOTROM_SW_DIR=$(BOARD_SW_DIR)/bootrom
BOOTROM_SW_DIR=$(BOARD_SW_DIR)/bootrom

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.