OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [ethmac/] [eth_rxstatem.v] - Diff between revs 570 and 618

Show entire file | Details | Blame | View Log

Rev 570 Rev 618
Line 88... Line 88...
module eth_rxstatem (MRxClk, Reset, MRxDV, ByteCntEq0, ByteCntGreat2, Transmitting, MRxDEq5, MRxDEqD,
module eth_rxstatem (MRxClk, Reset, MRxDV, ByteCntEq0, ByteCntGreat2, Transmitting, MRxDEq5, MRxDEqD,
                     IFGCounterEq24, ByteCntMaxFrame, StateData, StateIdle, StatePreamble, StateSFD,
                     IFGCounterEq24, ByteCntMaxFrame, StateData, StateIdle, StatePreamble, StateSFD,
                     StateDrop
                     StateDrop
                    );
                    );
 
 
parameter Tp = 1;
 
 
 
input         MRxClk;
input         MRxClk;
input         Reset;
input         Reset;
input         MRxDV;
input         MRxDV;
input         ByteCntEq0;
input         ByteCntEq0;
input         ByteCntGreat2;
input         ByteCntGreat2;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.