OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [ethmac/] [eth_txcounters.v] - Diff between revs 570 and 618

Show entire file | Details | Blame | View Log

Rev 570 Rev 618
Line 90... Line 90...
                       StartJam, StartBackoff, TxStartFrm, MTxClk, Reset, MinFL, MaxFL, HugEn,
                       StartJam, StartBackoff, TxStartFrm, MTxClk, Reset, MinFL, MaxFL, HugEn,
                       ExDfrEn, PacketFinished_q, DlyCrcEn, StateSFD, ByteCnt, NibCnt,
                       ExDfrEn, PacketFinished_q, DlyCrcEn, StateSFD, ByteCnt, NibCnt,
                       ExcessiveDefer, NibCntEq7, NibCntEq15, MaxFrame, NibbleMinFl, DlyCrcCnt
                       ExcessiveDefer, NibCntEq7, NibCntEq15, MaxFrame, NibbleMinFl, DlyCrcCnt
                      );
                      );
 
 
parameter Tp = 1;
 
 
 
input MTxClk;             // Tx clock
input MTxClk;             // Tx clock
input Reset;              // Reset
input Reset;              // Reset
input StatePreamble;      // Preamble state
input StatePreamble;      // Preamble state
input StateIPG;           // IPG state
input StateIPG;           // IPG state
input [1:0] StateData;    // Data state
input [1:0] StateData;    // Data state

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.