OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [include/] [dbg_wb_defines.v] - Diff between revs 360 and 363

Show entire file | Details | Blame | View Log

Rev 360 Rev 363
Line 67... Line 67...
//
//
//
//
 
 
// Defining length of the command
// Defining length of the command
`define DBG_WB_CMD_LEN          3'd4
`define DBG_WB_CMD_LEN          3'd4
 
`define DBG_WB_CMD_LEN_INT      4
`define DBG_WB_CMD_CNT_WIDTH    3
`define DBG_WB_CMD_CNT_WIDTH    3
 
 
// Defining length of the access_type field
// Defining length of the access_type field
`define DBG_WB_ACC_TYPE_LEN     3'd4
`define DBG_WB_ACC_TYPE_LEN     4
 
 
 
 
// Defining length of the address
// Defining length of the address
`define DBG_WB_ADR_LEN          6'd32
`define DBG_WB_ADR_LEN          32
 
 
// Defining length of the length register
// Defining length of the length register
`define DBG_WB_LEN_LEN          5'd16
`define DBG_WB_LEN_LEN          16
 
 
// Defining total length of the DR needed
// Defining total length of the DR needed
`define DBG_WB_DR_LEN           (`DBG_WB_ACC_TYPE_LEN + `DBG_WB_ADR_LEN + `DBG_WB_LEN_LEN)
`define DBG_WB_DR_LEN           (`DBG_WB_ACC_TYPE_LEN + `DBG_WB_ADR_LEN + `DBG_WB_LEN_LEN)
 
 
// Defining length of the CRC
// Defining length of the CRC

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.