OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [include/] [orpsoc-defines.v] - Diff between revs 361 and 363

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 361 Rev 363
Line 36... Line 36...
// Define board clock - main system clock period
// Define board clock - main system clock period
// 20ns period = 50MHz freq.
// 20ns period = 50MHz freq.
`define BOARD_CLOCK_PERIOD_NS 20
`define BOARD_CLOCK_PERIOD_NS 20
 
 
// Included modules: define to include
// Included modules: define to include
`define JTAG_DEBUG
//`define JTAG_DEBUG
`define UART0
`define UART0
 
 
// end of included module defines - keep this comment line here
// end of included module defines - keep this comment line here
 
 
//
//

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.