URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_dmmu_top.v] - Diff between revs 363 and 483

Show entire file | Details | Blame | View Log

Rev 363	Rev 483
Line 70...	Line 70...
`ifdef OR1200_BIST	`ifdef OR1200_BIST
`// RAM BIST`	`// RAM BIST`
`mbist_si_i, mbist_so_o, mbist_ctrl_i,`	`mbist_si_i, mbist_so_o, mbist_ctrl_i,`
`endif	`endif

	`ifdef OR1200_RAM_PARITY
	`// Parity error indicator`
	`p_err,`
	`endif

`// DC i/f`	`// DC i/f`
`qmemdmmu_err_i, qmemdmmu_tag_i, qmemdmmu_adr_o, qmemdmmu_cycstb_o, qmemdmmu_ci_o`	`qmemdmmu_err_i, qmemdmmu_tag_i, qmemdmmu_adr_o, qmemdmmu_cycstb_o, qmemdmmu_ci_o`
`);`	`);`

parameter dw = `OR1200_OPERAND_WIDTH;	parameter dw = `OR1200_OPERAND_WIDTH;
Line 117...	Line 122...
`input mbist_si_i;`	`input mbist_si_i;`
input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;	input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
`output mbist_so_o;`	`output mbist_so_o;`
`endif	`endif

	`ifdef OR1200_RAM_PARITY
	`output [1:0] p_err;`
	`endif

`//`	`//`
`// DC I/F`	`// DC I/F`
`//`	`//`
`input qmemdmmu_err_i;`	`input qmemdmmu_err_i;`
`input [3:0] qmemdmmu_tag_i;`	`input [3:0] qmemdmmu_tag_i;`
Line 174...	Line 183...
`assign dcpu_err_o = qmemdmmu_err_i;`	`assign dcpu_err_o = qmemdmmu_err_i;`
assign qmemdmmu_ci_o = `OR1200_DMMU_CI;	assign qmemdmmu_ci_o = `OR1200_DMMU_CI;
`ifdef OR1200_BIST	`ifdef OR1200_BIST
`assign mbist_so_o = mbist_si_i;`	`assign mbist_so_o = mbist_si_i;`
`endif	`endif
	`ifdef OR1200_RAM_PARITY
	`assign p_err = 0;`
	`endif

`else	`else

`//`	`//`
`// DTLB SPR access`	`// DTLB SPR access`
Line 292...	Line 304...
`.mbist_si_i(mbist_si_i),`	`.mbist_si_i(mbist_si_i),`
`.mbist_so_o(mbist_so_o),`	`.mbist_so_o(mbist_so_o),`
`.mbist_ctrl_i(mbist_ctrl_i),`	`.mbist_ctrl_i(mbist_ctrl_i),`
`endif	`endif

	`ifdef OR1200_RAM_PARITY
	`.p_err(p_err),`
	`endif

`// SPR access`	`// SPR access`
`.spr_cs(dtlb_spr_access),`	`.spr_cs(dtlb_spr_access),`
`.spr_write(spr_write),`	`.spr_write(spr_write),`
`.spr_addr(spr_addr),`	`.spr_addr(spr_addr),`
`.spr_dat_i(spr_dat_i),`	`.spr_dat_i(spr_dat_i),`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_dmmu_top.v] - Diff between revs 363 and 483