OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_except.v] - Diff between revs 502 and 805

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 502 Rev 805
Line 569... Line 569... 
`ifdef OR1200_EXCEPT_RANGE
 
`ifdef OR1200_EXCEPT_RANGE
 
                    14'b00_0000_0000_1???: begin
 
                    14'b00_0000_0000_1???: begin
 
                       except_type <=  `OR1200_EXCEPT_RANGE;
 
                       except_type <=  `OR1200_EXCEPT_RANGE;
 
                       epcr <=  ex_dslot ?
 
                       epcr <=  ex_dslot ?
 
                               wb_pc : delayed1_ex_dslot ?
 
                               wb_pc : delayed1_ex_dslot ?
 
                               id_pc : delayed2_ex_dslot ?
 
                               dl_pc : delayed2_ex_dslot ?
 
                               id_pc : id_pc;
 
                               id_pc : ex_pc;
 
                    end
 
                    end
 
`endif
 
`endif
 
`ifdef OR1200_EXCEPT_FLOAT
 
`ifdef OR1200_EXCEPT_FLOAT
 
                    14'b00_0000_0000_01??: begin
 
                    14'b00_0000_0000_01??: begin
 
                       except_type <=  `OR1200_EXCEPT_FLOAT;
 
                       except_type <=  `OR1200_EXCEPT_FLOAT;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.