OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_top.v] - Diff between revs 679 and 814

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 679 Rev 814
Line 614... Line 614...
);
);
 
 
//
//
// Instantiation of Instruction Cache
// Instantiation of Instruction Cache
//
//
or1200_cpu or1200_cpu(
or1200_cpu
 
#(.boot_adr(boot_adr))
 
or1200_cpu(
        .clk(clk_i),
        .clk(clk_i),
        .rst(rst_i),
        .rst(rst_i),
 
 
        // Connection QMEM and IFETCHER inside CPU
        // Connection QMEM and IFETCHER inside CPU
        .ic_en(ic_en),
        .ic_en(ic_en),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.