Subversion Repositories openrisc_2011-10-31

   // FIFO signals

   // FIFO signals

   reg                                                                          tf_push;

   reg                                                                          tf_push;

   reg                                                                          rf_pop;

   reg                                                                          rf_pop;

   wire [`UART_FIFO_REC_WIDTH-1:0]                                               rf_data_out;

   wire [`UART_FIFO_REC_WIDTH-1:0]                                               rf_data_out;

   wire                                                                         rf_error_bit; // an error (parity or framing) is inside the fifo

   wire                                                                         rf_error_bit; // an error (parity or framing) is inside the fifo

   wire [`UART_FIFO_COUNTER_W-1:0]                                               rf_count;

   wire [`UART_FIFO_COUNTER_W-1:0]                                               rf_count;

   wire [`UART_FIFO_COUNTER_W-1:0]                                               tf_count;

   wire [`UART_FIFO_COUNTER_W-1:0]                                               tf_count;

   wire [2:0]                                                                    tstate;

   wire [2:0]                                                                    tstate;

   wire [3:0]                                                                    rstate;

   wire [3:0]                                                                    rstate;

   wire [9:0]                                                                    counter_t;

   wire [9:0]                                                                    counter_t;

   always @(dl or dlab or ier or iir or scratch

   always @(dl or dlab or ier or iir or scratch

            or lcr or lsr or msr or rf_data_out or wb_addr_i or wb_re_i)   // asynchrounous reading

            or lcr or lsr or msr or rf_data_out or wb_addr_i or wb_re_i)   // asynchrounous reading

     begin

     begin

        case (wb_addr_i)

        case (wb_addr_i)

          `UART_REG_RB   : wb_dat_o = dlab ? dl[`UART_DL1] : rf_data_out[10:3];

          `UART_REG_RB   : wb_dat_o = dlab ? dl[`UART_DL1] : rf_data_out[10:3];

          `UART_REG_II  : wb_dat_o = {4'b1100,iir};

          `UART_REG_II  : wb_dat_o = {4'b1100,iir};

          `UART_REG_LC  : wb_dat_o = lcr;

          `UART_REG_LC  : wb_dat_o = lcr;

          `UART_REG_LS  : wb_dat_o = lsr;

          `UART_REG_LS  : wb_dat_o = lsr;

          `UART_REG_MS  : wb_dat_o = msr;

          `UART_REG_MS  : wb_dat_o = msr;

          `UART_REG_SR  : wb_dat_o = scratch;

          `UART_REG_SR  : wb_dat_o = scratch;