OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [wb_ram_b3/] [wb_ram_b3.v] - Diff between revs 360 and 362

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 360 Rev 362
Line 1... Line 1...
 
 
// Version 5
// Version 5
 
 
`define NONBLOCK_ASSIGN <=
 
 
 
//`define RANDOM_ACK_NEGATION
//`define RANDOM_ACK_NEGATION
 
 
module wb_ram_b3(
module wb_ram_b3(
                 wb_adr_i, wb_bte_i, wb_cti_i, wb_cyc_i, wb_dat_i, wb_sel_i,
                 wb_adr_i, wb_bte_i, wb_cti_i, wb_cyc_i, wb_dat_i, wb_sel_i,
                 wb_stb_i, wb_we_i,
                 wb_stb_i, wb_we_i,

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.