URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 542 |
Rev 655 |
Line 21... |
Line 21... |
|
|
flash.in: $(SW_TEST_DIR)/$(TEST).flashin
|
flash.in: $(SW_TEST_DIR)/$(TEST).flashin
|
$(Q)if [ -L $@ ]; then unlink $@; fi
|
$(Q)if [ -L $@ ]; then unlink $@; fi
|
$(Q)ln -s $< $@
|
$(Q)ln -s $< $@
|
|
|
|
flash16.in: $(SW_TEST_DIR)/$(TEST).flash16
|
|
$(Q)if [ -L $@ ]; then unlink $@; fi
|
|
$(Q)ln -s $< $@
|
|
|
sram.vmem: $(SW_TEST_DIR)/$(TEST).vmem
|
sram.vmem: $(SW_TEST_DIR)/$(TEST).vmem
|
$(Q)if [ -L $@ ]; then unlink $@; fi
|
$(Q)if [ -L $@ ]; then unlink $@; fi
|
$(Q)ln -s $< $@
|
$(Q)ln -s $< $@
|
|
|
.PHONY: $(SW_TEST_DIR)/$(TEST).flashin
|
.PHONY: $(SW_TEST_DIR)/$(TEST).flashin
|
Line 35... |
Line 39... |
.PHONY: $(SW_TEST_DIR)/$(TEST).vmem
|
.PHONY: $(SW_TEST_DIR)/$(TEST).vmem
|
$(SW_TEST_DIR)/$(TEST).vmem:
|
$(SW_TEST_DIR)/$(TEST).vmem:
|
$(Q) echo; echo "\t### Compiling software ###"; echo;
|
$(Q) echo; echo "\t### Compiling software ###"; echo;
|
$(Q)$(MAKE) -C $(SW_TEST_DIR) $(TEST).vmem
|
$(Q)$(MAKE) -C $(SW_TEST_DIR) $(TEST).vmem
|
|
|
|
.PHONY: $(SW_TEST_DIR)/$(TEST).flash16
|
|
$(SW_TEST_DIR)/$(TEST).flash16:
|
|
$(Q) echo; echo "\t### Compiling software ###"; echo;
|
|
$(Q)$(MAKE) -C $(SW_TEST_DIR) $(TEST).flash16
|
|
|
# Create test software disassembly
|
# Create test software disassembly
|
|
|
sw-dis: $(SW_TEST_DIR)/$(TEST).dis
|
sw-dis: $(SW_TEST_DIR)/$(TEST).dis
|
$(Q)cp -v $< .
|
$(Q)cp -v $< .
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.