OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sim/] [bin/] [Makefile] - Diff between revs 530 and 807

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 530 Rev 807
Line 65... Line 65... 
        or1200-mac \
 
        or1200-mac \
 
        or1200-ext \
 
        or1200-ext \
 
        or1200-cy       \
 
        or1200-cy       \
 
        or1200-ov       \
 
        or1200-ov       \
 
        or1200-sf       \
 
        or1200-sf       \
 
 
 
        or1200-dsx      \
 
 
 
        or1200-dsxinsn  \
 
        or1200-ffl1 \
 
        or1200-ffl1 \
 
        or1200-linkregtest \
 
        or1200-linkregtest \
 
        or1200-tick \
 
        or1200-tick \
 
        or1200-ticksyscall \
 
        or1200-ticksyscall \
 
        uart-simple
 
        uart-simple

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.