OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sim/] [bin/] [definesgen.inc] - Diff between revs 403 and 411

Show entire file | Details | Blame | View Log

Rev 403 Rev 411
Line 34... Line 34...
                then echo "\`define VPI_DEBUG" >> $@; \
                then echo "\`define VPI_DEBUG" >> $@; \
        fi
        fi
        $(Q)if [ ! -z $$SIM_QUIET ]; \
        $(Q)if [ ! -z $$SIM_QUIET ]; \
                then echo "\`define SIM_QUIET" >> $@; \
                then echo "\`define SIM_QUIET" >> $@; \
        fi
        fi
 
        $(Q)for module in $(GATELEVEL_MODULES); do echo "\`define "$$module"_IS_GATELEVEL " >> $@; done
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.