OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [board/] [include/] [board.h] - Diff between revs 373 and 393

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 373 Rev 393
Line 1... Line 1...
 
#ifndef _BOARD_H_
 
#define _BOARD_H_
 
 
 
#define IN_CLK                50000000 // Hz
 
 
 
//
 
// Defines for each core (memory map base, OR1200 interrupt line number, etc.)
 
//
 
#define RAM_BASE            0x00000000
 
 
 
#define UART0_BASE          0x90000000
 
#define UART0_IRQ                    2
 
#define UART0_BAUD_RATE         115200
 
 
 
#define SPI0_BASE 0xb0000000
 
 
 
//
 
// OR1200 tick timer period define
 
//
 
#define TICKS_PER_SEC   100
 
 
 
#endif
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.