OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [bootrom/] [Makefile] - Diff between revs 393 and 479

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 393 Rev 479
Line 1... Line 1...
# Makefile for bootROM Verilog
# Makefile for bootROM Verilog
SW_ROOT=..
SW_ROOT=..
include $(SW_ROOT)/Makefile.inc
include $(SW_ROOT)/Makefile.inc
 
 
 
# Whenever PRELOAD_RAM is defined on command line, we probably want the bootrom
 
# to be jumping to reset instead of doing a full boot preload.
 
ifeq ($(PRELOAD_RAM),1)
 
OR32_CFLAGS += -DPRELOAD_RAM
 
endif
 
 
all: bootrom.v
all: bootrom.v
 
 
%.v: %.bin $(SW_ROOT)/utils/bin2vlogarray
%.v: %.bin $(SW_ROOT)/utils/bin2vlogarray
        $(Q)$(SW_ROOT)/utils/bin2vlogarray < $< > $@
        $(Q)$(SW_ROOT)/utils/bin2vlogarray < $< > $@

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.