URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 655 |
Rev 656 |
Line 4... |
Line 4... |
|
|
#include "board.h"
|
#include "board.h"
|
#include "cpu-utils.h"
|
#include "cpu-utils.h"
|
#include "cfi_ctrl.h"
|
#include "cfi_ctrl.h"
|
|
|
|
#ifndef CFI_CTRL_BASE
|
|
#define CFI_CTRL_BASE -1
|
|
#endif
|
|
|
void cfi_ctrl_reset_flash(void)
|
void cfi_ctrl_reset_flash(void)
|
{
|
{
|
//REG32((CFI_CTRL_BASE + CFI_CTRL_SCR_OFFSET)) = CFI_CTRL_SCR_RESET_DEVICE;
|
//REG32((CFI_CTRL_BASE + CFI_CTRL_SCR_OFFSET)) = CFI_CTRL_SCR_RESET_DEVICE;
|
// Put in array read mode, like reset would
|
// Put in array read mode, like reset would
|
REG16(CFI_CTRL_BASE) = 0x00ff;
|
REG16(CFI_CTRL_BASE) = 0x00ff;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.