OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [drivers/] [ethmac/] [include/] [ethmac.h] - Diff between revs 409 and 530

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 409 Rev 530
Line 63... Line 63...
        uint    miistatus;      /* MII Status Register */
        uint    miistatus;      /* MII Status Register */
        uint    mac_addr0;      /* MAC Individual Address Register 0 */
        uint    mac_addr0;      /* MAC Individual Address Register 0 */
        uint    mac_addr1;      /* MAC Individual Address Register 1 */
        uint    mac_addr1;      /* MAC Individual Address Register 1 */
        uint    hash_addr0;     /* Hash Register 0 */
        uint    hash_addr0;     /* Hash Register 0 */
        uint    hash_addr1;     /* Hash Register 1 */
        uint    hash_addr1;     /* Hash Register 1 */
 
        uint    txctrl;         /* Transmit control frame Register */
 
        uint    rxctrl;         /* Rx control frame Register */
 
        uint    wbdbg;          /* Wishbone state machine debug information */
 
 
} oeth_regs;
} oeth_regs;
 
 
/* Ethernet buffer descriptor */
/* Ethernet buffer descriptor */
typedef struct _oeth_bd {
typedef struct _oeth_bd {
#if 0
#if 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.