URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Show entire file |
Details |
Blame |
View Log
Rev 415 |
Rev 482 |
Line 7... |
Line 7... |
|
|
#include "board.h"
|
#include "board.h"
|
#include "simple-spi.h"
|
#include "simple-spi.h"
|
#include "cpu-utils.h"
|
#include "cpu-utils.h"
|
|
|
const int spi_base_adr[1] = {SPI0_BASE};
|
|
|
const int spi_base_adr[1] = {
|
|
#ifdef SPI0_BASE
|
|
SPI0_BASE
|
|
#else
|
|
0
|
|
#endif
|
|
};
|
|
|
void
|
void
|
spi_core_enable(int core)
|
spi_core_enable(int core)
|
{
|
{
|
REG8((spi_base_adr[core] + SIMPLESPI_SPCR)) |= SIMPLESPI_SPCR_SPE;
|
REG8((spi_base_adr[core] + SIMPLESPI_SPCR)) |= SIMPLESPI_SPCR_SPE;
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.