URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 393 |
Rev 485 |
Line 1... |
Line 1... |
#include "cpu-utils.h"
|
#include "cpu-utils.h"
|
#include "board.h"
|
#include "board.h"
|
#include "uart.h"
|
#include "uart.h"
|
|
|
const int UART_BASE_ADR[1] = {UART0_BASE};
|
#ifdef UART_NUM_CORES
|
const int UART_BAUDS[1] = {UART0_BAUD_RATE};
|
const int UART_BASE_ADR[UART_NUM_CORES] = {UART_BASE_ADDRESSES_CSV};
|
|
const int UART_BAUDS[UART_NUM_CORES] = {UART_BAUD_RATES_CSV};
|
|
#else
|
|
const int UART_BASE_ADR[1] = {0};
|
|
const int UART_BAUDS[1] = {0};
|
|
#endif
|
|
|
#define BOTH_EMPTY (UART_LSR_TEMT | UART_LSR_THRE)
|
#define BOTH_EMPTY (UART_LSR_TEMT | UART_LSR_THRE)
|
|
|
#define WAIT_FOR_XMITR(core) \
|
#define WAIT_FOR_XMITR(core) \
|
do { \
|
do { \
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.