OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests/] [or1200/] [sim/] [or1200-cy.S] - Diff between revs 502 and 530

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 502 Rev 530
Line 100... Line 100...
 
 
/* =================================================== [ start ] === */
/* =================================================== [ start ] === */
 
 
        .global _start
        .global _start
_start:
_start:
        // Clear all regs
        // Clear regs
        l.movhi r1, 0
        l.movhi r1, 0
        l.movhi r2, 0
        l.movhi r2, 0
        l.movhi r3, 0
        l.movhi r3, 0
        l.movhi r4, 0
        l.movhi r4, 0
        l.movhi r5, 0
        l.movhi r5, 0
        l.movhi r6, 0
        l.movhi r6, 0
        l.movhi r7, 0
 
        l.movhi r8, 0
 
        l.movhi r9, 0
 
        l.movhi r10, 0
 
        l.movhi r11, 0
 
        l.movhi r12, 0
 
        l.movhi r13, 0
 
        l.movhi r14, 0
 
        l.movhi r15, 0
 
        l.movhi r16, 0
 
        l.movhi r17, 0
 
        l.movhi r18, 0
 
        l.movhi r19, 0
 
        l.movhi r20, 0
 
        l.movhi r21, 0
 
        l.movhi r22, 0
 
        l.movhi r23, 0
 
        l.movhi r24, 0
 
        l.movhi r25, 0
 
        l.movhi r26, 0
 
        l.movhi r27, 0
 
        l.movhi r28, 0
 
        l.movhi r29, 0
 
        l.movhi r30, 0
 
        l.movhi r31, 0
 
 
 
#ifdef OR1200_IMPL_CY
#ifdef OR1200_IMPL_CY
        // Kick off test
        // Kick off test
        l.jal   _main
        l.jal   _main
#else
#else
Line 147... Line 122...
 
 
/* =================================================== [ main ] === */
/* =================================================== [ main ] === */
 
 
 
 
#define CHECK_CY_CLEAR                  \
#define CHECK_CY_CLEAR                  \
        l.mfspr r20, r0, SPR_SR ;       \
        l.mfspr r6, r0, SPR_SR  ;       \
        l.andi  r21, r20, SPR_SR_CY ;   \
        l.andi  r6, r6, SPR_SR_CY ;     \
        l.sfne  r21, r0           ;     \
        l.sfne  r6, r0            ;     \
        l.bf    _fail             ;     \
        l.bf    _fail             ;     \
        l.nop
        l.nop
 
 
#define CHECK_CY_SET                    \
#define CHECK_CY_SET                    \
        l.mfspr r20, r0, SPR_SR ;       \
        l.mfspr r6, r0, SPR_SR  ;       \
        l.andi  r21, r20, SPR_SR_CY ;   \
        l.andi  r6, r6, SPR_SR_CY ;     \
        l.sfnei r21, SPR_SR_CY    ;     \
        l.sfnei r6, SPR_SR_CY     ;     \
        l.bf    _fail             ;     \
        l.bf    _fail             ;     \
        l.nop
        l.nop
 
 
        .global _main
        .global _main
_main:
_main:

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.