OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests/] [sdram/] [sim/] [sdram-cols.c] - Diff between revs 393 and 426

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 393 Rev 426
Line 4... Line 4...
 * Tests accessing beginning and middle of column. Should detect any mismatch
 * Tests accessing beginning and middle of column. Should detect any mismatch
 * between SDRAM row size configuration.
 * between SDRAM row size configuration.
 *
 *
*/
*/
 
 
#include "or32-utils.h"
#include "cpu-utils.h"
#include "board.h"
#include "board.h"
#include "sdram.h"
#include "sdram.h"
 
 
// Start some rows after the program/data
// Start some rows after the program/data
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.