OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests/] [sdram/] [sim/] [sdram-rows.c] - Diff between revs 393 and 403

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 393 Rev 403
Line 3... Line 3...
 *
 *
 * Tests accessing every row
 * Tests accessing every row
 *
 *
*/
*/
 
 
#include "or32-utils.h"
#include "cpu-utils.h"
#include "board.h"
#include "board.h"
#include "sdram.h"
#include "sdram.h"
 
 
#define SDRAM_NUM_ROWS (SDRAM_NUM_ROWS_PER_BANK * SDRAM_NUM_BANKS)
#define SDRAM_NUM_ROWS (SDRAM_NUM_ROWS_PER_BANK * SDRAM_NUM_BANKS)
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.