OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests/] [spi/] [sim/] [spi-simple.c] - Diff between revs 393 and 403

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 393 Rev 403
Line 4... Line 4...
  Do some reads from the SPI slaves. Select a different slave each loop
  Do some reads from the SPI slaves. Select a different slave each loop
  and does a read and reports the value.
  and does a read and reports the value.
 
 
  Nothing much actually gets tested here.
  Nothing much actually gets tested here.
 
 
  Ensure the slave selects for the spi are enabled in design-defines.v
  Ensure the slave selects for the spi are enabled in orpsoc-defines.v
 
 
*/
*/
 
 
 
 
#include "or32-utils.h"
#include "cpu-utils.h"
#include "simple-spi.h"
#include "simple-spi.h"
 
 
#include "design-defines.h"
#include "orpsoc-defines.h"
 
 
// Detect which of the SPI cores are enabled, tailor the test for that
// Detect which of the SPI cores are enabled, tailor the test for that
#ifndef SPI1
#ifndef SPI1
# ifndef SPI2
# ifndef SPI2
#  error
#  error

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.