OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [OpenRISC_SIM_GCC/] [arch/] [board.h] - Diff between revs 584 and 623

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 584 Rev 623
Line 1... Line 1...
#ifndef _BOARD_H_
#ifndef _BOARD_H_
#define _BOARD_H_
#define _BOARD_H_
 
 
#define MC_ENABLED          0
#define MC_ENABLED          0
 
 
#define IC_ENABLE           1
#define IC_ENABLE           0
#define IC_SIZE         8192
#define IC_SIZE         8192
#define DC_ENABLE           1
#define DC_ENABLE           0
#define DC_SIZE         8192
#define DC_SIZE         8192
 
 
#define SYS_CLK                 25000000
#define SYS_CLK                 25000000
#define IN_CLK              25000000
#define IN_CLK              25000000
#define TICKS_PER_SEC   100
 
 
 
#define UART_BAUD_RATE  115200
//#define UART_NUM_CORES        2
 
#undef  UART_NUM_CORES
 
 
#define UART_BASE           0x90000000
#define UART0_BAUD_RATE 115200
 
#define UART0_BASE              0x90000000
 
#define UART0_IRQ               2
 
 
#define UART_IRQ        2
//#define GPIO_NUM_CORES        2
 
#undef  GPIO_NUM_CORES
 
 
 
#define GPIO0_BASE              0x91000000
 
#define GPIO0_IRQ               3
 
 
#endif
#endif
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.