OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [OpenRISC_SIM_GCC/] [sim.cfg] - Diff between revs 621 and 649

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 621 Rev 649
Line 70... Line 70...
   exe_bin_insn_log      = 0|1
   exe_bin_insn_log      = 0|1
   exe_bin_insn_log_file = "" (default: "exe-insn.bin")
   exe_bin_insn_log_file = "" (default: "exe-insn.bin")
   clkcycle              = [ps|ns|us|ms]
   clkcycle              = [ps|ns|us|ms]
*/
*/
section sim
section sim
  clkcycle = 100ns
  clkcycle = 1ns
end
end
 
 
 
 
/* VAPI section
/* VAPI section
 
 
Line 365... Line 365...
   enabled      = 0|1
   enabled      = 0|1
   baseaddr     =  (default: 0)
   baseaddr     =  (default: 0)
   irq          =  (default: 0)
   irq          =  (default: 0)
   base_vapi_id =  (default: 0)
   base_vapi_id =  (default: 0)
*/
*/
 
 
 
/*
 
current version of Or1ksim does not supprot newest version of gpio
 
controller. So, we are use memory instead of gpio controller model.
 
*/
 
 
 
/*
section gpio
section gpio
  enabled      = 1
  enabled      = 0
  baseaddr     = 0x91000000
  baseaddr     = 0x91000000
  irq          = 3
  irq          = 3
  base_vapi_id = 0x0200
  base_vapi_id = 0x0200
end
end
 
*/
 
 
 
section memory
 
  name        = "gpio_dummystub"
 
  type        = unknown
 
  baseaddr    = 0x91000000
 
  size        = 0x00010000
 
  delayr      = 1
 
  delayw      = 2
 
end
 
 
/* VGA section
/* VGA section
 
 
   enabled      = 0|1
   enabled      = 0|1
   baseaddr     =  (default: 0)
   baseaddr     =  (default: 0)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.