OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [OpenRISC_SIM_GCC/] [sim.cfg] - Diff between revs 666 and 800

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 666 Rev 800
Line 330... Line 330... 
   baseaddr =  (default: 0)
 
   baseaddr =  (default: 0)
 
   irq      =  (default: 0)
 
   irq      =  (default: 0)
 
   vapi_id  =  (default: 0)
 
   vapi_id  =  (default: 0)
 
*/
 
*/
 
section dma
 
section dma
 
  enabled  = 0
 
  enabled  = 1
 
  baseaddr = 0x9a000000
 
  baseaddr = 0x9a000000
 
  irq      = 11
 
  irq      = 11
 
end
 
end
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.