OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [rtos/] [ucos-ii/] [2.91/] [ChangeLog-OR32] - Diff between revs 526 and 541

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 526 Rev 541
Line 1... Line 1...
 
2011-05-17 Stefan Kristiansson 
 
        * ucos-port/os_cpu_c.c:
 
        (OSTaskStkInit): Use ICE and DCE from current SR instead of
 
        default to disable.
 
 
2011-04-20  Julius Baxter  
2011-04-20  Julius Baxter  
        * ucos-port/os_cpu_c.c:
        * ucos-port/os_cpu_c.c:
        (OSTaskStkInit): Made stack initialisation skip red zone (128 bytes).
        (OSTaskStkInit): Made stack initialisation skip red zone (128 bytes).
        * ucos-port/os_cpu_a.S:
        * ucos-port/os_cpu_a.S:
        (UserISR): Fix register used on entry. (submitted by user keviny)
        (UserISR): Fix register used on entry. (submitted by user keviny)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.