OpenCores
URL https://opencores.org/ocsvn/or1200_soc/or1200_soc/trunk

Subversion Repositories or1200_soc

[/] [or1200_soc/] [trunk/] [boards/] [de1_board/] [src/] [top.v] - Diff between revs 22 and 24

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 22 Rev 24
Line 1... Line 1...
// --------------------------------------------------------------------
// --------------------------------------------------------------------
//
//
// --------------------------------------------------------------------
// --------------------------------------------------------------------
 
 
 
`include "timescale.v"
 
`include "soc_defines.v"
 
 
module top(
module top(
  ////////////////////////  Clock Input     ////////////////////////
  ////////////////////////  Clock Input     ////////////////////////
  input [1:0]       clock_24,               //  24 MHz
  input [1:0]       clock_24,               //  24 MHz
  input [1:0]       clock_27,               //  27 MHz
  input [1:0]       clock_27,               //  27 MHz
  input             clock_50,               //  50 MHz
  input             clock_50,               //  50 MHz
Line 131... Line 134...
  endgenerate
  endgenerate
 
 
 
 
  //---------------------------------------------------
  //---------------------------------------------------
  // soc_top
  // soc_top
 
`ifdef USE_DEBUG_0
  wire [255 : 0]  debug_0;
  wire [255 : 0]  debug_0;
 
`endif
 
 
 
`ifdef USE_EXT_JTAG
 
  wire jtag_tck_i;
 
  wire jtag_tms_i;
 
  wire jtag_tdo_i;
 
  wire jtag_tdi_o;
 
`endif
 
 
        soc_top i_or1200_soc_top
        soc_top i_or1200_soc_top
        (
        (
          .uart_txd_0(uart_txd),       //  UART Transmitter
          .uart_txd_0(uart_txd),       //  UART Transmitter
          .uart_rxd_0(uart_rxd),       //  UART Receiver
          .uart_rxd_0(uart_rxd),       //  UART Receiver
Line 189... Line 201...
//     .gpio_g_ext_pad_i(gpio_g_ext_pad_i),     
//     .gpio_g_ext_pad_i(gpio_g_ext_pad_i),     
//     .gpio_g_ext_pad_o(gpio_g_ext_pad_o),     
//     .gpio_g_ext_pad_o(gpio_g_ext_pad_o),     
//     .gpio_g_ext_padoe_o(gpio_g_ext_padoe_o), 
//     .gpio_g_ext_padoe_o(gpio_g_ext_padoe_o), 
 
 
          .boot_strap(boot_strap),
          .boot_strap(boot_strap),
 
 
 
`ifdef USE_DEBUG_0
          .debug_0(debug_0),
          .debug_0(debug_0),
 
`endif
 
 
 
`ifdef USE_EXT_JTAG
 
    .jtag_tck_i(jtag_tck_i),
 
    .jtag_tms_i(jtag_tms_i),
 
    .jtag_tdo_i(jtag_tdo_i),
 
    .jtag_tdi_o(jtag_tdi_o),
 
`endif
 
 
          .sys_clk(sysclk),
          .sys_clk(sysclk),
          .sys_rst(reset_switch)
          .sys_rst(reset_switch)
        );
        );
 
 
 
 
  //---------------------------------------------------
  //---------------------------------------------------
  // outputs
  // outputs
 
 
  //  Turn on all display
  //  Turn off all display
  assign  hex0        =   7'h00;
  assign  hex0        =   7'hff;
  assign  hex1        =   7'h00;
  assign  hex1        =   7'hff;
  assign  hex2        =   7'h00;
  assign  hex2        =   7'hff;
  assign  hex3        =   7'h00;
  assign  hex3        =   7'hff;
//   assign  ledg        =   8'hff;
//   assign  ledg        =   8'hff;
  assign  ledr        =   10'h3ff;
  assign  ledr        =   10'h000;
 
 
  //  All inout port turn to tri-state
  //  All inout port turn to tri-state
  assign  dram_dq     =   16'hzzzz;
  assign  dram_dq     =   16'hzzzz;
  assign  fl_dq       =   8'hzz;
  assign  fl_dq       =   8'hzz;
//   assign  sram_dq     =   16'hzzzz;
//   assign  sram_dq     =   16'hzzzz;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.