OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [mp3_stable/] [or1200/] [rtl/] [verilog/] [immu.v] - Diff between revs 209 and 210

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 209 Rev 210
Line 150... Line 150...
//
//
// Put all outputs in inactive state
// Put all outputs in inactive state
//
//
assign immufetch_stall = 1'b0;
assign immufetch_stall = 1'b0;
assign immuexcept_miss = 1'b0;
assign immuexcept_miss = 1'b0;
assign immuexcept_miss = 1'b1;
assign immuexcept_fault = 1'b0;
output spr_dat_o = 32'h00000000;
assign spr_dat_o = 32'h00000000;
output icimmu_paddr = immfetch_vaddr;
assign icimmu_paddr = immufetch_vaddr;
 
 
`else
`else
 
 
//
//
// ITLB SPR access
// ITLB SPR access

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.