OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [mp3_stable/] [or1200/] [rtl/] [verilog/] [tt.v] - Diff between revs 205 and 209

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 205 Rev 209
Line 143... Line 143...
`endif
`endif
 
 
//
//
// Read TT registers
// Read TT registers
//
//
always @(spr_addr or ttmr or ttmr_sel or ttcr or ttcr_sel)
always @(spr_addr or ttmr or ttcr)
        case (spr_addr[`TTOFS_BITS])    // synopsys full_case parallel_case
        case (spr_addr[`TTOFS_BITS])    // synopsys full_case parallel_case
`ifdef TT_READREGS
`ifdef TT_READREGS
                `TT_OFS_TTMR: spr_dat_o <= ttmr;
                `TT_OFS_TTMR: spr_dat_o = ttmr;
`endif
`endif
                default: spr_dat_o <= ttcr;
                default: spr_dat_o = ttcr;
        endcase
        endcase
 
 
//
//
// A match when TTMR[TP] is equal to TTCR[27:0]
// A match when TTMR[TP] is equal to TTCR[27:0]
//
//

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.