OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [mp3_stable/] [or1200/] [rtl/] [verilog/] [wbmux.v] - Diff between revs 168 and 203

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 168 Rev 203
Line 42... Line 42...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.2  2001/08/09 13:39:33  lampret
 
// Major clean-up.
 
//
// Revision 1.1  2001/07/20 00:46:23  lampret
// Revision 1.1  2001/07/20 00:46:23  lampret
// Development version of RTL. Libraries are missing.
// Development version of RTL. Libraries are missing.
//
//
//
//
 
 
 
// synopsys translate_off
`include "timescale.v"
`include "timescale.v"
 
// synopsys translate_on
`include "defines.v"
`include "defines.v"
 
 
module wbmux(
module wbmux(
        // Clock and reset
        // Clock and reset
        clk, rst,
        clk, rst,
Line 111... Line 116...
//
//
// Write-back multiplexer
// Write-back multiplexer
//
//
always @(muxin_a or muxin_b or muxin_c or muxin_d or rfwb_op) begin
always @(muxin_a or muxin_b or muxin_c or muxin_d or rfwb_op) begin
        case(rfwb_op[`RFWBOP_WIDTH-1:1]) // synopsys full_case parallel_case infer_mux
        case(rfwb_op[`RFWBOP_WIDTH-1:1]) // synopsys full_case parallel_case infer_mux
                'b00: muxout <= #1 muxin_a;
                'b00: muxout = muxin_a;
                'b01: begin
                'b01: begin
                        muxout <= #1 muxin_b;
                        muxout = muxin_b;
 
`ifdef OR1200_VERBOSE
 
// synopsys translate_off
                        $display("  WBMUX: muxin_b %h", muxin_b);
                        $display("  WBMUX: muxin_b %h", muxin_b);
 
// translate_on
 
`endif
                end
                end
                'b10: begin
                'b10: begin
                        muxout <= #1 muxin_c;
                        muxout = muxin_c;
 
`ifdef OR1200_VERBOSE
 
// synopsys translate_off
                        $display("  WBMUX: muxin_c %h", muxin_c);
                        $display("  WBMUX: muxin_c %h", muxin_c);
 
// translate_on
 
`endif
                end
                end
                'b11: begin
                'b11: begin
                        muxout <= #1 muxin_d + 4'h8;
                        muxout = muxin_d + 4'h8;
 
`ifdef OR1200_VERBOSE
 
// synopsys translate_off
                        $display("  WBMUX: muxin_d %h", muxin_d + 4'h8);
                        $display("  WBMUX: muxin_d %h", muxin_d + 4'h8);
 
// translate_on
 
`endif
                end
                end
        endcase
        endcase
end
end
 
 
endmodule
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.