URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 154 |
Rev 1242 |
Line 1... |
Line 1... |
Originally by Chris Ziomkowski
|
Originally by Chris Ziomkowski
|
|
Some Additions by Heiko Panther
|
|
|
Brief introduction to using GDB based debugging with or1ksim
|
Brief introduction to using GDB based debugging with or1ksim
|
|
|
GDB uses the JTAG proxy server included in or1ksim to communicate
|
GDB uses the JTAG proxy server included in or1ksim to communicate
|
directly with the simulator. Only 1 connection is allowed to the
|
directly with the simulator. Only 1 connection is allowed to the
|
proxy server at a time. Attempting a second connection will terminate
|
proxy server at a time. Attempting a second connection will terminate
|
Line 177... |
Line 179... |
# does not have general purpose code
|
# does not have general purpose code
|
|
|
# C code starts at 0x1000
|
# C code starts at 0x1000
|
|
|
---------------------- CUT HERE -------------------------
|
---------------------- CUT HERE -------------------------
|
No newline at end of file
|
No newline at end of file
|
|
|
|
|
|
Setting registers
|
|
|
|
"info spr" commands give info about special purpose registers, "spr" commands set them.
|
|
"info spr" - display the SPR groups
|
|
"info spr " - display SPRs in
|
|
"info spr " - display value in
|
|
"spr " - set to
|
|
|
|
Breaking for exceptions
|
|
|
|
You have to set a bit in the Debug Stop Register "dsr" for each exception you want
|
|
to stop on. Use "spr dsr ".
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.