URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 997 |
Rev 1085 |
Line 114... |
Line 114... |
int minlru = config.ic.ustates - 1;
|
int minlru = config.ic.ustates - 1;
|
int minway = 0;
|
int minway = 0;
|
|
|
ic_stats.readmiss++;
|
ic_stats.readmiss++;
|
|
|
for (i = 0; i < config.ic.nways; i++)
|
for (i = 0; i < config.ic.nways; i++) {
|
if (ic[set].way[i].lru < minlru)
|
if (ic[set].way[i].lru < minlru) {
|
minway = i;
|
minway = i;
|
|
minlru = ic[set].way[i].lru;
|
|
}
|
|
}
|
|
|
for (i = 0; i < (config.ic.blocksize); i += 4) {
|
for (i = 0; i < (config.ic.blocksize); i += 4) {
|
tmp = ic[set].way[minway].line[((fetchaddr + i) & (config.ic.blocksize - 1)) >> 2] =
|
tmp = ic[set].way[minway].line[((fetchaddr + i) & (config.ic.blocksize - 1)) >> 2] =
|
evalsim_mem32((fetchaddr & ~(config.ic.blocksize - 1)) + ((fetchaddr + i) & (config.ic.blocksize - 1)));
|
evalsim_mem32((fetchaddr & ~(config.ic.blocksize - 1)) + ((fetchaddr + i) & (config.ic.blocksize - 1)));
|
if(!cur_area) {
|
if(!cur_area) {
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.