OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [cache/] [icache_model.c] - Diff between revs 102 and 110

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 102 Rev 110
Line 156... Line 156... 
void ic_clock()
 
void ic_clock()
 
{
 
{
 
        unsigned long addr;
 
        unsigned long addr;
 
 
 
 
 
        if (addr = mfspr(SPR_ICBPR)) {
 
        if (addr = mfspr(SPR_ICBPR)) {
 
                ic_simulate_read(addr);
 
                ic_simulate_fetch(addr);
 
                mtspr(SPR_ICBPR, 0);
 
                mtspr(SPR_ICBPR, 0);
 
        }
 
        }
 
        if (addr = mfspr(SPR_ICBIR)) {
 
        if (addr = mfspr(SPR_ICBIR)) {
 
                ic_inv(addr);
 
                ic_inv(addr);
 
                mtspr(SPR_ICBIR, 0);
 
                mtspr(SPR_ICBIR, 0);

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.