OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [Makefile.am] - Diff between revs 1242 and 1350

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1242 Rev 1350
Line 2... Line 2...
#
#
#
#
#
#
#
#
 
 
SUBDIRS = cpu bpb support cache mmu peripheral tick pm pic debug vapi cuc extras
SUBDIRS = cpu bpb support cache mmu peripheral tick pm pic debug vapi cuc port
 
 
bin_PROGRAMS = sim
bin_PROGRAMS = sim
 
 
sim_SOURCES     = toplevel.c sim-config.c sim-config.h profiler.c \
sim_SOURCES     = toplevel.c sim-config.c sim-config.h profiler.c \
        mprofiler.c profiler.h mprofiler.h
        mprofiler.c profiler.h mprofiler.h
sim_LDADD       = cpu/common/libcommon.a cpu/$(CPU_ARCH)/libarch.a \
sim_LDADD       = cpu/common/libcommon.a cpu/$(CPU_ARCH)/libarch.a \
        cpu/or1k/libor1k.a support/libsupport.a mmu/libmmu.a \
        cpu/or1k/libor1k.a support/libsupport.a mmu/libmmu.a \
        bpb/libbpb.a cache/libcache.a peripheral/libperipheral.a \
        bpb/libbpb.a cache/libcache.a peripheral/libperipheral.a \
        peripheral/channels/libchannels.a \
        peripheral/channels/libchannels.a \
        tick/libtick.a pm/libpm.a pic/libpic.a debug/libdebug.a \
        tick/libtick.a pm/libpm.a pic/libpic.a debug/libdebug.a \
        vapi/libvapi.a cuc/libcuc.a extras/libextras.a
        vapi/libvapi.a cuc/libcuc.a port/libport.a
 
 
sim_LDFLAGS     = -lm #-lreadline
sim_LDFLAGS     = -lm #-lreadline

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.