URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 7 |
Rev 28 |
Line 7... |
Line 7... |
SUBDIRS = cpu bpb support cache mmu
|
SUBDIRS = cpu bpb support cache mmu
|
|
|
noinst_PROGRAMS = sim
|
noinst_PROGRAMS = sim
|
|
|
sim_SOURCES = toplevel.c sim-config.c
|
sim_SOURCES = toplevel.c sim-config.c
|
sim_LDADD = cpu/common/libcommon.a cpu/$(CPU_ARCH)/libarch.a \
|
sim_LDADD = cpu/common/libcommon.a cpu/or1k/libor1k.a \
|
support/libsupport.a mmu/libmmu.a bpb/libbpb.a cache/libcache.a
|
cpu/$(CPU_ARCH)/libarch.a support/libsupport.a mmu/libmmu.a \
|
|
bpb/libbpb.a cache/libcache.a
|
sim_LDFLAGS = -lreadline
|
sim_LDFLAGS = -lreadline
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.