OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [bpb/] [branch_predict.c] - Diff between revs 264 and 306

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 264 Rev 306
Line 164... Line 164...
        } way[BTIC_WAYS];
        } way[BTIC_WAYS];
} btic[BTIC_LEN];
} btic[BTIC_LEN];
 
 
void btic_info()
void btic_info()
{
{
        if (!config.cpu.btic_sim) {
        if (!config.cpu.btic) {
                printf("BTIC not simulated. Check --btic option.\n");
                printf("BTIC not simulated. Check --btic option.\n");
                return;
                return;
        }
        }
 
 
        printf("BTIC %d bytes: ", BTIC_LEN * BTIC_WAYS * (BTIC_USTATES + BTIC_BLOCKSIZE * 8) / 8);
        printf("BTIC %d bytes: ", BTIC_LEN * BTIC_WAYS * (BTIC_USTATES + BTIC_BLOCKSIZE * 8) / 8);
Line 191... Line 191...
{
{
        int entry, way = -1;
        int entry, way = -1;
        int i;
        int i;
 
 
        /* BTIC simulation enabled/disabled. */
        /* BTIC simulation enabled/disabled. */
        if (!config.cpu.btic_sim)
        if (!config.cpu.btic)
                return;
                return;
 
 
        /* Calc entry. */
        /* Calc entry. */
        entry = targetaddr % BTIC_LEN;
        entry = targetaddr % BTIC_LEN;
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.