OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [cache/] [dcache_model.h] - Diff between revs 1382 and 1402

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1382 Rev 1402
Line 22... Line 22...
#define MAX_DC_BLOCK_SIZE 4 /* In words */
#define MAX_DC_BLOCK_SIZE 4 /* In words */
 
 
uint32_t dc_simulate_read(oraddr_t dataaddr, int width);
uint32_t dc_simulate_read(oraddr_t dataaddr, int width);
void dc_simulate_write(oraddr_t dataaddr, uint32_t data, int width);
void dc_simulate_write(oraddr_t dataaddr, uint32_t data, int width);
void dc_info();
void dc_info();
void dc_clock();
void dc_inv(oraddr_t dataaddr);
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.